### Create an Account

Home / Questions / In the circuit of WLN105 WLP1005 and REF00 ㎂ The input CM level applied to the gates of M1...

# In the circuit of WLN105 WLP1005 and REF00 ㎂ The input CM level applied to the gates of M1 and M2 is equal to 13 V Assuming λ 0 calculate VP and the drain voltage of

In the circuit of Fig. 5.8, (WL)N一10/05, (WL)P-10/05, and REF-100 ㎂. The input CM level applied to the gates of M1 and M2 is equal to 1.3 V. (a) Assuming λ = 0, calculate VP and the drain voltage of the PMOS diode-connected transistors. (b) Now take channel-length modulation into account to determine IT and the drain current of the PMOS diode-connected transistors more accurately. Figure 5.8 Current mirrors used to bias a differential amplifier VDD M3 M4 W. OAIT OAIT IREF M1 M2 Mo In the circuit of Fig. 5.8, (WL)N一10/05, (WL)P-10/05, and REF-100 ㎂. The input CM level applied to the gates of M1 and M2 is equal to 1.3 V. (a) Assuming λ = 0, calculate VP and the drain voltage of the PMOS diode-connected transistors. (b) Now take channel-length modulation into account to determine IT and the drain current of the PMOS diode-connected transistors more accurately. Figure 5.8 Current mirrors used to bias a differential amplifier VDD M3 M4 W. OAIT OAIT IREF M1 M2 Mo

Apr 13 2020 View more View Less Subscribe To Get Solution